VHDL Signals

architecture RTL of ENT is
  signal A1, A2, XX: STD_LOGIC;
begin
  ...
end RTL;

Reference

http://www.doulos.com

This blog post contains notes taken when working through the Doulos Pacemaker tutorial.   Any content copied from the tutorial has been reproduced with permission.  http://www.doulos.com.